

Express Mailing Label. EL565973450US

PATENT APPLICATION
Docket No. 14531.73

UNITED STATES PATENT APPLICATION

of

Donald M. Gray, III

and

Zaigham Ahsan

for

**ARBITRATING AND SERVICING POLYCHRONOUS DATA
REQUESTS IN DIRECT MEMORY ACCESS**

1

BACKGROUND OF THE INVENTION

2

1. The Field of the Invention

3

4

5

6

The present invention relates to systems and methods for transferring data to and from memory in a computer system. More particularly, the present invention relates to systems and methods for servicing the data and memory requirements of system devices by arbitrating the data requests of those devices.

7

8

2. The Prior State of the Art

9

10

11

12

13

14

15

16

An important operational aspect of a computer or of a computer system is the need to transfer data to and from the memory of the computer. However, if the computer's processor is used to perform the task of transferring data to and from the computer's memory, then the processor is unable to perform other functions. When a computer is supporting high speed devices that have significant memory needs, the processor bears a heavy load if the processor is required to copy data word by word to and from the computer's memory system for those devices. As a result, using the processor to transfer data in this manner can consume precious processing time.

17

18

19

20

21

22

23

A solution to this problem is Direct Memory Access (DMA). A DMA controller essentially relieves the processor of having to transfer data to and from memory by permitting a device to transfer data to or from the computer's memory without the use of the computer's processor. A significant advantage of DMA is that large amounts of data may be transferred before generating an interrupt to the computer to signal that the task is completed. Because the DMA controller is transferring data, the processor is therefore free to perform other tasks.

24

1 As computer systems become more sophisticated, however, it is becoming
2 increasingly evident that there is a fundamental problem between the devices that take
3 advantage of DMA and the memory systems of those computers. More specifically, the
4 problem faced by current DMA modules is the ability to adequately service the growing
5 number of high speed devices as well as their varying data requirements.

6 High performance memory systems preferably provide high bandwidth and prefer
7 large data requests. This is in direct contrast to many devices, which may request small
8 amounts of data, have low bandwidth, and require small latencies. This results in system
9 inefficiencies as traditional devices individually communicate with the memory system in
10 an effort to bridge this gap. It is possible that many different devices may be
11 simultaneously making small data requests to a memory system that prefers to handle large
12 memory requests. As a result, the performance of the memory system is decreased.

13 This situation makes it difficult for low bandwidth devices, which may have high
14 priority, to effectively interact with high bandwidth devices that may have lower priority.
15 For example, an audio device may support several different channels that receive data from
16 memory. The audio device typically makes a data request to memory for data every few
17 microseconds for those channels. Because devices such as audio devices recognize that
18 they may experience significant latency from the memory system before their request is
19 serviced, the audio device may implement an excessively large buffer to account for that
20 latency.

21 This is not an optimum solution for several reasons. For instance, many devices
22 maintain a large buffer because they do not have a guarantee that their data requests will be
23 serviced within a particular time period. Other devices maintain an excessively large
24 buffer because it is crucial that the data be delivered in a timely manner even though the

1 devices may have low bandwidth requirements. For example, if an audio device does not
2 receive its data in a timely manner, the result is instantly noticed by a user. Additionally,
3 each device must implement DMA control logic, which can be quite complex for some
4 devices. In other words, the DMA control logic is effectively repeated for each device.

5 Current devices often interact with DMA systems independently of the other
6 system devices and each device in the system is able to make a data request to the DMA at
7 any time. As a result, it is difficult to determine which devices need to be serviced first.
8 The arbitration performed by systems employing isochronous arbitration often defines
9 fixed windows in which all devices that may require servicing are given a portion. These
10 fixed windows are large from the perspective of high bandwidth devices and small from
11 the perspective of low bandwidth devices. Thus, high bandwidth devices are required to
12 buffer more data than they really need and low bandwidth devices often do not need to use
13 their allocated portion of the window. This results in inefficiencies because all of the
14 available bandwidth may not be used and additional memory is required for the buffers of
15 high bandwidth devices. In essence, current systems do not adequately allow high priority
16 devices to efficiently coexist with high bandwidth devices.

17
18
19
20
21
22
23
24

SUMMARY OF THE INVENTION

2 The present invention provides a DMA engine that manages the data requirements
3 and requests of system devices. The DMA engine includes a data reservoir that effectively
4 consolidates the separate memory buffers of the devices. In addition to consolidating
5 memory, the DMA engine provides centralized addressing as well. The data reservoir is
6 divided into smaller portions that correspond to each device. The DMA engine also
7 provides a scalable bandwidth and latency to the system devices. An overall feature of the
8 present invention is the ability to guarantee that a particular device will be serviced in a
9 programmable response time. This guarantee enables the buffer sizes to be reduced, which
10 conserves memory, as well as permits the available bandwidth to be efficiently utilized.

11 Because the DMA engine maintains the data reservoir, the DMA engine is
12 responsible for providing each device with the data that the device requests. At the same
13 time, the DMA engine is also responsible for monitoring the remaining data in the data
14 reservoir such that a data request can be made to the system's memory when more data is
15 required for a particular portion of the data reservoir. To accomplish these tasks, the DMA
16 engine provides arbitration functionality to the devices as well as to the memory.

17 The arbitration functionality provided to the devices determines which devices are
18 eligible to make a data request in a particular cycle. Each device may have multiple data
19 channels, but the device is treated as a unit from the perspective of the DMA engine. By
20 only allowing some of the devices to be eligible during a particular cycle, all devices are
21 ensured of being serviced within a particular time period and high bandwidth devices are
22 not permitted to consume more bandwidth than they were allocated.

23 The arbitration functionality provided between the DMA engine and the memory
24 occurs on a per channel basis rather than a per device basis. Each channel is evaluated in

1 turn to determine whether a data request should be made to memory or whether the
2 channel can wait until it is evaluated again in the future. Because the number of channels
3 is known and because the time needed to service a particular channel is known, each
4 channel is assured of being serviced within a particular time period. This guarantee
5 ensures that the data reservoir will have the data required by the system devices.

6 The arbitration interface between the system memory and the DMA engine
7 addresses the data needs of each channel in a successive fashion by using a list that
8 contains at least one entry for each channel. The DMA engine repeatedly cycles through
9 the entries in the list to evaluate the data or memory requirements of each channel. In
10 addition, the order in which the channels are evaluated can be programmed such that high
11 bandwidth devices are serviced more frequently, while low bandwidth devices are serviced
12 within a programmable time period. Thus, data requests to or from memory are for larger
13 blocks of data that can withstand some latency.

14 Additional features and advantages of the invention will be set forth in the
15 description which follows, and in part will be obvious from the description, or may be
16 learned by the practice of the invention. The features and advantages of the invention may
17 be realized and obtained by means of the instruments and combinations particularly
18 pointed out in the appended claims. These and other features of the present invention will
19 become more fully apparent from the following description and appended claims, or may
20 be learned by the practice of the invention as set forth hereinafter.

21
22
23
24

1

BRIEF DESCRIPTION OF THE DRAWINGS

2 In order that the manner in which the above-recited and other advantages and
3 features of the invention are obtained, a more particular description of the invention briefly
4 described above will be rendered by reference to specific embodiments thereof which are
5 illustrated in the appended drawings. Understanding that these drawings depict only
6 typical embodiments of the invention and are not therefore to be considered to be limiting
7 of its scope, the invention will be described and explained with additional specificity and
8 detail through the use of the accompanying drawings in which:

9 Figure 1 illustrates an exemplary system that provides a suitable operating
10 environment for the present invention;

11 Figure 2 is a block diagram illustrating a DMA engine that services the data and
12 memory requirements of system devices;

13 Figure 3 is a more detailed block diagram of the DMA engine shown in Figure 2;

14 Figure 4 is a block diagram illustrating the memory interface that provides
15 arbitration functionality between the DMA engine and a system's memory;

16 Figure 5 is a block diagram illustrating a main list and a sub list and is used to show
17 calls to channels on the main list as well as the sub list; and

18 Figure 6 is a block diagram illustrating the devices interface that provides
19 arbitration functionality between the DMA engine and the system devices.

20

21

22

23

24



1 DETAILED DESCRIPTION OF THE INVENTION

2 The present invention relates to systems and methods for servicing and managing
3 the data requests and memory requirements of devices operating within a computer system.
4 A Direct Memory Access (DMA) engine acts as an intermediary between the memory
5 system and the devices by consolidating the buffer requirements of the devices, providing
6 scalable bandwidth and latency to both the devices and the memory system, minimizing
7 the buffering requirements of the devices through guaranteed scheduling, and efficiently
8 using idle time periods.

9 An overall feature of the DMA engine is the ability to support the data
10 requirements of the devices in a particular system while ensuring sufficient response time
11 and bandwidth for each device. The DMA engine includes a centralized data reservoir or
12 buffer that replaces the buffers of the individual devices. In addition to reducing or
13 eliminating the need for buffers in the various devices, the consolidated data reservoir of
14 the DMA engine also provides centralized addressing. Also, by centralizing the buffer
15 requirements into the data reservoir, the DMA engine is able to implement the DMA
16 control logic a single time, whereas each device previously required separate DMA control
17 logic.

18 Another feature of the DMA engine is related to the latency that devices often
19 experience when interacting with memory. The DMA engine ensures that a request from a
20 particular device for data will be handled within a pre-determined time period in part by
21 maintaining the data reservoir that holds each device's data. The data reservoir is
22 maintained on a per channel basis by evaluating factors such as the bandwidth
23 requirements of each channel associated with each device, the anticipated response time of
24 the memory system to service the request of each channel, how long the viable data

1 remaining in the data reservoir will last for each channel, and the like. This information is
2 used to determine whether the channel being evaluated should be serviced immediately or
3 whether the channel can wait until it is evaluated again before it is serviced. In this
4 manner, the DMA engine ensures that each device or channel will have sufficient data
5 stored in the data reservoir.

6 The DMA engine further ensures that the data requirements of all devices will be
7 met within a certain time period by providing an interface to the DMA engine for both the
8 devices and the memory. The DMA engine interface with the memory is adapted to the
9 characteristics of a high performance memory system, while the DMA engine interface
10 with the devices is adapted to the requirements of the devices. The DMA engine is
11 therefore capable of accessing relatively large blocks of data from the memory while
12 providing relatively smaller blocks of data to the devices from the data reservoir.
13 Effectively, the DMA engine permits high priority devices, which may have low
14 bandwidth requirements, to efficiently coexist with high bandwidth devices that may have
15 lower priority.

16 The present invention extends to both methods and systems for servicing the
17 memory requirements of multiple devices. The embodiments of the present invention may
18 comprise a special purpose or general purpose computer including various computer
19 hardware, as discussed in greater detail below.

20 Embodiments within the scope of the present invention also include computer-
21 readable media for carrying or having computer-executable instructions or data structures
22 stored thereon. Such computer-readable media can be any available media which can be
23 accessed by a general purpose or special purpose computer. One example of a special
24 purpose computer is a set top box. Exemplary set top boxes include, but are not limited to,

1 analog and digital devices such as satellite receivers, digital recording devices, cable
2 boxes, video game consoles, Internet access boxes, and the like or any combination
3 thereof. By way of example, and not limitation, such computer-readable media can
4 comprise RAM, ROM, EEPROM, CD-ROM or other optical disk storage, magnetic disk
5 storage or other magnetic storage devices, or any other medium which can be used to carry
6 or store desired program code means in the form of computer-executable instructions or
7 data structures and which can be accessed by a general purpose or special purpose
8 computer. When information is transferred or provided over a network or another
9 communications connection (either hardwired, wireless, or a combination of hardwired or
10 wireless) to a computer, the computer properly views the connection as a computer-
11 readable medium. Thus, any such a connection is properly termed a computer-readable
12 medium. Combinations of the above should also be included within the scope of
13 computer-readable media. Computer-executable instructions comprise, for example,
14 instructions and data which cause a general purpose computer, special purpose computer,
15 or special purpose processing device to perform a certain function or group of functions.

16 Figure 1 and the following discussion are intended to provide a brief, general
17 description of a suitable computing environment in which the invention may be
18 implemented. Although not required, the invention will be described in the general context
19 of computer-executable instructions, such as program modules, being executed by
20 computers in network environments. Generally, program modules include routines,
21 programs, objects, components, data structures, etc. that perform particular tasks or
22 implement particular abstract data types. Computer-executable instructions, associated
23 data structures, and program modules represent examples of the program code means for
24 executing steps of the methods disclosed herein. The particular sequence of such

1 executable instructions or associated data structures represent examples of corresponding
2 acts for implementing the functions described in such steps.

3 Those skilled in the art will appreciate that the invention may be practiced in
4 network computing environments with many types of computer system configurations,
5 including personal computers, hand-held devices, multi-processor systems,
6 microprocessor-based or programmable consumer electronics, network PCs,
7 minicomputers, mainframe computers, and the like. The invention may also be practiced
8 in distributed computing environments where tasks are performed by local and remote
9 processing devices that are linked (either by hardwired links, wireless links, or by a
10 combination of hardwired or wireless links) through a communications network. In a
11 distributed computing environment, program modules may be located in both local and
12 remote memory storage devices.

13 With reference to Figure 1, an exemplary system for implementing the invention
14 includes a general purpose computing device in the form of a conventional computer 20,
15 including a processing unit 21, a system memory 22, and a system bus 23 that couples
16 various system components including the system memory 22 to the processing unit 21.
17 The system bus 23 may be any of several types of bus structures including a memory bus
18 or memory controller, a peripheral bus, and a local bus using any of a variety of bus
19 architectures. The system memory includes read only memory (ROM) 24 and random
20 access memory (RAM) 25. A basic input/output system (BIOS) 26, containing the basic
21 routines that help transfer information between elements within the computer 20, such as
22 during start-up, may be stored in ROM 24.

23 The computer 20 may also include a magnetic hard disk drive 27 for reading from
24 and writing to a magnetic hard disk 39, a magnetic disk drive 28 for reading from or

1 writing to a removable magnetic disk 29, and an optical disk drive 30 for reading from or
2 writing to removable optical disk 31 such as a CD-ROM or other optical media. The
3 magnetic hard disk drive 27, magnetic disk drive 28, and optical disk drive 30 are
4 connected to the system bus 23 by a hard disk drive interface 32, a magnetic disk drive-
5 interface 33, and an optical drive interface 34, respectively. The drives and their
6 associated computer-readable media provide nonvolatile storage of computer-executable
7 instructions, data structures, program modules and other data for the computer 20.
8 Although the exemplary environment described herein employs a magnetic hard disk 39, a
9 removable magnetic disk 29 and a removable optical disk 31, other types of computer
10 readable media for storing data can be used, including magnetic cassettes, flash memory
11 cards, digital video disks, Bernoulli cartridges, RAMs, ROMs, and the like.

12 Program code means comprising one or more program modules may be stored on
13 the hard disk 39, magnetic disk 29, optical disk 31, ROM 24 or RAM 25, including an
14 operating system 35, one or more application programs 36, other program modules 37, and
15 program data 38. A user may enter commands and information into the computer 20
16 through keyboard 40, pointing device 42, or other input devices (not shown), such as a
17 microphone, joy stick, game pad, satellite dish, scanner, or the like. These and other input
18 devices are often connected to the processing unit 21 through a serial port interface 46
19 coupled to system bus 23. Alternatively, the input devices may be connected by other
20 interfaces, such as a parallel port, a game port or a universal serial bus (USB). A monitor
21 47 or another display device is also connected to system bus 23 via an interface, such as
22 video adapter 48. In addition to the monitor, personal computers typically include other
23 peripheral output devices (not shown), such as speakers and printers.

24

1 The computer 20 may operate in a networked environment using logical
2 connections to one or more remote computers, such as remote computers 49a and 49b.
3 Remote computers 49a and 49b may each be another personal computer, a server, a router,
4 a network PC, a peer device or other common network node, and typically include many or
5 all of the elements described above relative to the computer 20, although only memory
6 storage devices 50a and 50b and their associated application programs 36a and 36b have
7 been illustrated in Figure 1. The logical connections depicted in Figure 1 include a local
8 area network (LAN) 51 and a wide area network (WAN) 52 that are presented here by way
9 of example and not limitation. Such networking environments are commonplace in office-
10 wide or enterprise-wide computer networks, intranets and the Internet.

11 When used in a LAN networking environment, the computer 20 is connected to the
12 local network 51 through a network interface or adapter 53. When used in a WAN
13 networking environment, the computer 20 may include a modem 54, a wireless link, or
14 other means for establishing communications over the wide area network 52, such as the
15 Internet. The modem 54, which may be internal or external, is connected to the system bus
16 23 via the serial port interface 46. In a networked environment, program modules depicted
17 relative to the computer 20, or portions thereof, may be stored in the remote memory
18 storage device. It will be appreciated that the network connections shown are exemplary
19 and other means of establishing communications over wide area network 52 may be used.

20 As used herein, "data request" refers to either a read or a write operation. Data
21 request can also apply to the interaction between the DMA engine and the system devices
22 or to the interaction between the DMA engine and the main memory of the system. The
23 present invention is primarily discussed in terms of memory reads, but it is understood to
24 apply to memory writes as well. The memory or data requirements of a particular device

1 can be evaluated from the perspective of either the DMA engine or the main memory of a
2 system.

3 Figure 2 is a block diagram that illustrates a DMA engine for servicing and
4 managing the memory or data requirements of system devices. Each device can be a
5 hardware device or a software module or a combination thereof. The devices 220 interface
6 with the DMA engine 200 through a devices interface 250. The devices interface 250
7 allows the DMA engine 200 to service the data requirements of the devices 220 while
8 providing sufficient response time and bandwidth for the devices 220. The devices
9 interface 250 further provides arbitration functionality to the devices 220 such that the
10 DMA engine 200 services the data requests of eligible devices included in the devices 220.
11 in any given cycle. In other words, the devices interface 250 determines which devices are
12 eligible to make a service request to the DMA engine 200 in a given cycle or window. In
13 this context, the data requests refer to reading or writing data to the DMA engine 200.

14 As described, the devices interface 250 makes a determination as to eligibility on a
15 per device basis and does not consider the channels that may be associated with each
16 device. The memory interface 270, however, determines whether to make a data request to
17 memory 210 on a per channel basis. The memory interface 270 determines whether a
18 particular channel should be serviced and provides arbitration functionality between the
19 DMA engine 200 and the memory 210. The memory channel evaluates each channel in a
20 repetitive fashion. In this manner, each channel is effectively guaranteed to be serviced
21 within a particular time period. In this context, a data request refers to the transfer of data
22 from the main memory to the DMA engine or from the DMA engine to the main memory.
23 Thus, when a device makes a data request, it does not imply that data is transferred to or
24 from the main memory. Also, when a data request is serviced by the main memory, it does

1 not imply that a device has received or transferred data to the DMA engine even though
2 these actions can occur at the same time.

3 In one example, the memory interface 270 may be viewed as a state machine that
4 produces an output for a given input. The output is whether the channel being evaluated
5 should be serviced and the input includes factors that determine whether the channel is
6 critical. Those factors include, but are not limited to, the amount of data currently
7 available to the channel in the DMA engine, how long it takes the main memory to service
8 the data request of the channel, how long before the channel is evaluated again, and the
9 like. After one channel has been evaluated, the state machine advances to the next
10 channel.

11 After a particular sequence of channels has been evaluated, the state machine
12 begins the evaluation process again at the beginning of the sequence. It is possible for a
13 sequence to include a single channel more than once. While the devices interface 250 and
14 the memory interface 270 are illustrated as being separate from the DMA engine 200, it is
15 understood that the devices interface 250 and the memory interface 270 may be integral
16 modules of the DMA engine 200. In addition, the devices interface 250 and the memory
17 interface may comprise both hardware and software components.

18 Figure 3 is a more detailed diagram illustrating the interaction between the devices
19 220, the memory 210 and the DMA engine 200. The exemplary system illustrated in
20 Figure 3 has devices 220 including device 221, device 222, device 223, and device 224. It
21 is understood that the actual number of devices in a particular system is not limited to the
22 illustrated devices but can vary depending on the configuration of the system. Each of the
23 devices 221, 222, 223, and 224 has one or more channels over which data may be
24

1 transferred. Exemplary devices include, but are not limited to audio devices, universal
2 serial port (USB) devices, resampler devices, MPEG devices, and the like.

3 The DMA engine 200 includes a data reservoir 202 that includes device buffers
4 204, 206, 208, and 209. Each device buffer corresponds to a device included in the devices
5 220. More specifically, each channel of each device is allocated a portion of the data
6 reservoir 202. In this manner, the buffer requirements of the devices 220 are consolidated
7 into the data reservoir 202. More particularly, the data reservoir 202 replaces the small or
8 medium sized buffers associated with the individual devices with a single large buffer.
9 Not only does this arrangement conserve memory, but the DMA control logic that is
10 usually implemented for each device may be instantiated a single time in the DMA engine
11 200.

12 In one example of the DMA engine 200, 56 independently configurable channels
13 are available. In this example, there are 28 read channels and 28 write channels, and each
14 device in the devices 220 may use more than one channel as previously stated. For
15 example, an audio unit or device may use 4 read channels and 4 write channels. An MPEG
16 unit or device may consume 5 channels consisting of 2 read channels, 1 control stream read
17 channel, and 2 write data channels. A USB unit or device may use 1 read data channel and
18 1 write data channel. In other examples, the DMA engine 200 can support more or fewer
19 channels. While Figure 3 represents the data reservoir 202 as maintaining a device buffer
20 for each device, the data reservoir 202 may actually maintain a portion of the data reservoir
21 202 for each channel of each device.

22 Whenever a device included in the devices 220 requires service for any of the
23 channels of the device, a data request is sent to the DMA engine 200 through the device
24 interface 250. The device interface 250, rather than performing arbitration on a per

1 channel basis, arbitrates the data requests it receives on a per device or unit basis. If a
2 device needs to make a data request for more than one channel, the device is responsible
3 for making a data request for the higher priority channel because a device can usually only
4 make a single request. From the perspective of the DMA engine 200, the bandwidth
5 requirement of each device is determined by the device's channels, and the DMA engine
6 200 uses the latency of the urgent channel as the device latency when considering the
7 device request.

8 The device interface 250 provides arbitration functionality that determines which
9 devices or data requests are eligible to be serviced by the DMA engine 200. Once the
10 eligible devices are identified, a basic arbitration scheme may be used to determine which
11 data request should be granted. Determining which devices are eligible, however, includes
12 scheduling the devices such that latencies can be effectively guaranteed. In addition,
13 scheduling the devices in this manner prevents a particular device from consuming the
14 available bandwidth until other devices have been serviced. Scheduling the devices will be
15 discussed further with reference to Figure 6.

16 In essence, the devices interface 250 provides a calculated latency and bandwidth
17 tradeoff. A device having both a high priority and a low bandwidth may be able to
18 withstand a larger latency than a device having a lower priority and a higher bandwidth.
19 Proper scheduling ensures that high priority devices will have an adjustable, guaranteed
20 response time while reducing the buffering requirements for the high bandwidth device.
21 For example, audio devices are typically considered to be high priority devices and an
22 MPEG device is a low priority device with high bandwidth. Because the MPEG device
23 will be serviced in a programmable response time, the buffer requirement of the MPEG
24 device is reduced even though other devices have to be serviced. A key aspect of the

1 devices interface 250 is that each device is guaranteed of being serviced in a defined and
2 programmable response time.

3 The devices are preferably managed by the DMA engine on a per device basis
4 rather than a per channel basis because many of the devices may have low bandwidth and
5 it is more efficient to consider the bandwidth of all the channels of a device. The memory
6 interface 270, however, uses a list structure to manage the memory or data requirements of
7 the individual channels. The entries in the list structure are channel identifiers that identify
8 the channels of the devices 220.

9 The list, which is described in more detail with reference to Figure 4, may be
10 viewed as a circular list that is advanced to the next entry each time an entry or channel has
11 been evaluated or serviced. Each channel represented by an entry in the list is evaluated
12 for service on a regular basis, and each channel is assured of being serviced in a
13 programmable response time. One reason the response time is programmable is because
14 each channel can be included in the list structure more than once. This enables those
15 channels that need more frequent servicing to be accommodated while still ensuring that
16 the other channels will be evaluated or serviced within a known response time.

17 The DMA engine 200 uses the data reservoir 202 as a memory buffer for the
18 devices 220. As the memory interface 270 rotates through the circular list maintained by
19 the memory interface 270 and evaluates the channels represented by the entries in the
20 circular list, the data remaining in the data reservoir 202 for each channel is evaluated.
21 More specifically, the DMA engine 200 evaluates the portion of the data reservoir 202 that
22 corresponds to the channel in the circular list of the memory interface 270 that is being
23 examined.

24

1 The criteria for evaluating each portion of the data reservoir 202 include, but are
2 not limited to, how many bytes are left in the portion of the data reservoir 202, a buffer
3 time that corresponds to the rate at which the remaining data is being used by the device as
4 well as how long those bytes will last, the latency of the memory system experienced while
5 accessing the data from the memory 210, and an entry time representing when will the
6 channel be evaluated again. These factors determine whether the channel being examined
7 is critical or requires service. If the channel requires service a data request is made to the
8 main memory. If the channel is not critical, then the channel can wait until it is evaluated
9 again by the memory interface of the DMA engine. One benefit of examining each
10 channel independently of the other channels is that the data can be managed in memory
11 rather than in registers, which results in improved performance.

12 Figure 4 is a block diagram that represents the arbitration functionality between the
13 DMA engine and the memory that is provided by the memory interface 270, which is
14 included in the DMA engine 200. Figure 4 illustrates the memory interface 270, which
15 includes in this example, a main list 271 and a sub list 272. Each entry in the main list 271
16 corresponds to a channel. In a previous example, the DMA engine supported 56 channels,
17 which are represented in the main list as entries or channel identifiers having the values of
18 0 to 55. The channel identifiers are represented as channels 273, 275, 276, 277, 278, and
19 279. It is understood that the length of the main list 271 can vary and only a few entries
20 are illustrated in Figure 4. Each channel identifier can be listed multiple times on the main
21 list 271, but it is preferable that multiple entries for a single channel be evenly spaced on
22 the main list 271. This allows a wide range of programmed response times to be
23 implemented without requiring significant storage or memory. Also, this ensures that the
24 entry time or the time until the channel is to be evaluated again is known.

1 The main list 271 also supports identifier numbers higher than the number of
2 channels supported by the DMA engine. In this example, 8 additional channel identifiers
3 are supported and are represented by the numbers 56 through 63. Seven of these channel
4 identifiers indicate a jump or a call from the main list 271 to a sub list such as the sub list
5 272. The sub-list call 274 is an example of these identifiers and sub-list call 274 points to
6 the sub list 272. The sub list 272 contains channel entries similar to the entries on the main
7 list 271, and each time a call to the sub-list is made, one entry in the sub-list is evaluated.
8 After one entry on the sub-list has been serviced, the next entry in the main list 271 is
9 evaluated and serviced as indicated by arrow 290. The next time a call to the sub-list is
10 made from the main list 271, the successive entry in the sub list 272 is performed.

11 This provides the significant advantage of using smaller tables to replace a single
12 larger table. In Figure 5, for example, if a main list 271 had channels M0, M1 and M2 and
13 the sub-list 272 had channels S0, S1, S2, S3, and S4, then the calling order of the entries in
14 both lists would be M0, M1, M2, S0, M0, M1, M2, S1, M0, M1, M2, S2, M0, M1, M2, S3,
15 M0, M1, M2, and S4. If a single list were used to implement this example, 20 entries
16 would be needed in the list. By using a main list and a sub-list, however, only nine entries
17 are needed in this example: a four entry main list and a five entry sub-list.

18 As illustrated in the previous example, only one entry on the sub-list is evaluated
19 on the sub-list each time a call is made to that sub-list. Thus, another significant advantage
20 of the sub list 272 is that the sub list 272 may be used to hold channels that can withstand
21 longer latencies. Another advantage of the sub list 272 is that the main list 271 may be
22 significantly shorter when sub lists are employed. Otherwise, the main list 271 would have
23 to contain space for the entries on the sub list each time a jump to the sub list occurs.
24 Thus, the use of sub lists conserves memory.

1 With reference to both Figures 3 and 4, assume that channel 273 is an identifier for
2 one of the channels of the device 221. Also assume that the DMA engine 200 maintains
3 the device buffer 204 for the channel 273. When the main list 271 reaches the channel
4 273, the channel 273 is evaluated to determine whether a data request should be made to
5 memory 210. In the evaluation, the channel 273 is first checked to determine basic
6 information such as whether the channel is enabled and which way the data is flowing,
7 either to or from the memory 210. Next, full configuration data of the channel 273 is
8 accessed from a memory channel control to determine the bandwidth requirement, the time
9 until the channel 273 will next have an opportunity for service, the data format, the access
10 style, and the like.

11 Next, the available data for the channel in the device buffer 204 is determined by
12 accessing, for example, memory pointers. The amount of available data, in conjunction
13 with how fast the available data is being used, determines how much time is represented by
14 the available data. This value is compared against the response time, which includes how
15 long until the channel will next be examined, as well as an allowance for system overhead.
16 If the comparison indicates that the time remaining to the channel 273 is less than the
17 response time, then the channel 273 is considered critical and a data request for service is
18 posted by the DMA engine 200. If the channel 273 is critical, the data request is placed in
19 a critical request queue for servicing. If the channel 273 is not critical, the data request
20 may be placed in a non-critical request queue.

21 The critical requests, which are stored in the critical request queue, are then
22 processed or serviced. The critical request queue is preferably a first in first out (FIFO)
23 queue that may be reordered on occasion. In one example, the first four data requests in
24 the queue are examined and serviced in an optimal order. The critical queue stores, in this

1 example, the channel identifier; and control information including, but not limited to,
2 current memory page address, first memory sub-page address, current memory length,
3 transaction size, data format, data access style, and the like.

4 The non-critical request queue is not essential to the operation of the invention, but
5 is used to hold the most pressing non-critical data requests. This queue is able to improve
6 memory efficiency by making use of available cycles. For example, if the critical request
7 queue is empty, then data requests in the non-critical queue may be serviced. Data
8 requests in the non-critical queue may remain indefinitely if there is a large volume of
9 other system traffic. If a request in the non-critical queue becomes critical, it is moved to
10 the critical queue for servicing.

11 When determining the response time for a particular channel, it is often necessary
12 to compute the worst case scenario for that channel. This is often dependent on several
13 factors, including, but not limited to the response time of the memory system, the
14 transaction size and the like. In order to determine whether a particular channel should be
15 serviced involves an analysis of several factors, including but not limited to, the time until
16 the channel will be checked again, the number of requests in the critical queue before a
17 request is posted, the worst case latency from when a request is posted until it is granted
18 by the memory; and the worst case latency from when a request is granted until its
19 servicing is complete. Some of these factors are design constants while others are
20 dependent on the channel.

21 Because the main list 271 is embodied as a circular list, and because the worst case
22 situations are considered, it is possible to guarantee that a particular channel will be
23 serviced within a certain time period or frame. The advantage of this system is that the
24 data requests to memory from the DMA engine are more suited to the characteristics of the

1 high performance memory. Thus, the DMA engine preferably makes larges requests,
2 accommodates large bandwidth, and is capable of experiencing significant latency without
3 having an impact on the devices.

4 Figure 6 illustrates the arbitration functionality provided by the device interface
5 250. Figure 6 illustrates device 221, which has channels 301, 302, and 303, and device
6 222, which has channels 304, 305, and 306. In this example, the DMA engine 200 requires
7 that the device 221 send a data request 307 whenever any one of the channels 301, 302, or
8 303 of the device 221 needs servicing...Similarly, the device 222 sends a data request 308
9 whenever one or more of the channels 304, 305 or 306 requires servicing. Because a
10 request can represent one of several channels, the arbitration performed by the devices
11 interface 250 is per device rather than per channel. Each device therefore has the
12 responsibility of indicating which channel is most urgent or critical, and the latency that
13 the device can experience is determined from the urgent channel.

14 The device interface 250 has an arbitration mechanism that is used to determine
15 which devices are eligible to make requests to the DMA engine 200. In other words, a data
16 request can only be made to the DMA engine when a device is eligible to make a request.
17 In this example, the arbitration mechanism includes an arbitration count 251 that is
18 represented by four bits, but other representations are equally valid. Eligible devices are
19 determined, for example, by the following comparison logic: ((arbitration count XOR
20 devVal) & devMask), where devVal is the device value and devMask is a defined value.

21 Whenever this logic comparison is true for a particular device, that device is
22 eligible to make a data request for data from the data reservoir of the DMA engine. Using
23 this comparison logic, the eligibility of a particular device can be programmed. More
24 specifically, a particular device can be eligible to make a request every cycle, every other

1 cycle, every fourth cycle, every eighth cycle or every sixteenth cycle. This logic also
2 allows the eligibility of the devices to be staggered or scheduled such that any one device
3 does not consume the available bandwidth. As used herein, "cycle" can refer to a defined
4 time window, a certain number of clock cycles, or any other period in which data requests
5 from eligible devices can be made or serviced.

6 For example, the device 221 may only be eligible every time the two least
7 significant bits of the arbitration count 251 are zero. In this situation, the device 221
8 would be an eligible device for only one out of four cycles or arbitration counts. In a
9 similar situation, the device 222 may only be eligible to make a data request every time the
10 two least significant bits of the arbitration count 251 are both ones. In this situation, the
11 device 222 is only eligible for one out of every four cycles. Even though the device 221
12 and the device 222 are only eligible for one out of every four cycles, they are eligible to
13 make a data request on different cycles. In this manner, the requests of the devices can be
14 scheduled in an efficient manner.

15 The present invention may be embodied in other specific forms without departing
16 from its spirit or essential characteristics. The described embodiments are to be considered
17 in all respects only as illustrative and not restrictive. The scope of the invention is,
18 therefore, indicated by the appended claims rather than by the foregoing description. All
19 changes which come within the meaning and range of equivalency of the claims are to be
20 embraced within their scope.

21 What is claimed and desired to be secured by United States Letters Patent is:

22
23
24